Skip to main content
ICARUS Integrated Circuits for Analog and RF µ-Systems

Main Menu

  • Home
  • Research
  • People
  • Publications
  • Resources
  • For Students
  • Contacts

User login

  • Request new password

You are here

Home › %1

%1

Primary tabs

  • View
  • Publications
  • Track(active tab)
TypeTitleAuthorRepliesLast updated
BiblioSDR implementation of a DVB-T2 transmitter: The core building blocks %1014 years 5 days ago
PageOld Projects %1014 years 9 months ago
BiblioCTH08-3: Reconfigurable Analog Decoder for a Serially Concatenated Convolutional Code %1014 years 11 months ago
BiblioA 0.35- mu;m CMOS analog turbo decoder for the 40-bit rate 1/3 UMTS channel code %1014 years 11 months ago
BiblioDesign, Simulation, and Testing of a CMOS Analog Decoder for the Block Length-40 UMTS Turbo Code %1014 years 11 months ago
BiblioAn analog turbo decoder for the rate-1/3, 40 bit, UMTS turbo code %1014 years 11 months ago
BiblioAn all-analog CMOS implementation of a turbo decoder for hard-disk drive read channels %1014 years 11 months ago
BiblioA 0.35 um CMOS analog turbo decoder for a 40 bit, rate 1/3, UMTS channel code %1014 years 11 months ago
BiblioAn analog turbo decoder for the UMTS standard %1014 years 11 months ago

ICARUS - Integrated Circuits for Analog and RF µ-Systems

Dipartimento di Ingegneria dell’Informazione , Via Gradenigo 6/B, 35131 Padova, Italy

University of Padova

Phone: +39 049 827 7794

Powered by Drupal

Recent Publications

  • A Highly Integrated Dual-Path Step-Down Hybrid DC–DC Converter With Self-Balanced Flying Capacitor and Reduced Inductor Current
  • A Study of the Efficiency of Output-Matched Radiofrequency Power Amplifiers
  • A 0.13-μm HV CMOS Fully-Integrated Galvanic Isolator for Gate Drivers With Asynchronous Full-Duplex Communication
  • Accurate Analysis of Switching Transients in the High-Frequency, Integrated Dual-Path Step-Down DC-DC Converter
  • A 5-7 GHz BiCMOS Front-End Module for WiFi 6e with 2.2 dB NF and 16 dBm PAVG at −40 dB EVM
More...