Skip to main content
ICARUS
Integrated Circuits for Analog and RF µ-Systems
Main Menu
Home
Research
People
Publications
Resources
For Students
Contacts
User login
Username
*
Password
*
Request new password
You are here
Home
Biblio
Export 9 results:
BibTeX
RTF
Tagged
EndNote XML
Author
Title
Type
[
Year
]
Filters:
Keyword
is
BiCMOS integrated circuits
[Clear All Filters]
2006
A. Bevilacqua
,
Maniero, A.
,
Gerosa, A.
, and
Neviani, A.
,
“
A 0.35 um SiGe Low-Noise Amplifier for UWB, Receivers with Integrated Interferer Rejection
”
, in
13th IEEE International Conference on Electronics, Circuits and Systems, 2006. ICECS '06.
, 2006, pp. 1015 -1018.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
2007
A. Bevilacqua
,
Maniero, A.
,
Gerosa, A.
, and
Neviani, A.
,
“
An Integrated Solution for Suppressing WLAN Signals in UWB Receivers
”
,
IEEE Transactions on Circuits and Systems I: Regular Papers
, vol. 54, pp. 1617 -1625, 2007.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
2015
F. Padovan
,
Tiebout, M.
,
Dielacher, F.
,
Bevilacqua, A.
, and
Neviani, A.
,
“
SiGe BiCMOS VCO with 27% tuning range for 5G communications
”
, in
2015 Asia-Pacific Microwave Conference (APMC)
, 2015, vol. 1, pp. 1-3.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
2016
F. Padovan
,
Tiebout, M.
,
Neviani, A.
, and
Bevilacqua, A.
,
“
A 15.5-39GHz BiCMOS VGA with phase shift compensation for 5G mobile communication transceivers
”
, in
ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference
, 2016, pp. 363-366.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
2017
F. Boscolo
,
Padovan, F.
,
Quadrelli, F.
,
Tiebout, M.
,
Neviani, A.
, and
Bevilacqua, A.
,
“
A 21GHz 20.5%-tuning range Colpitts VCO with -119 dBc/Hz phase noise at 1MHz offset
”
, in
ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference
, 2017, pp. 91-94.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
2019
F. Quadrelli
,
Panazzolo, F.
,
Tiebout, M.
,
Padovan, F.
,
Bassi, M.
, and
Bevilacqua, A.
,
“
A 18.2-29.3 GHz Colpitts VCOs bank with -119.5 dBc/Hz Phase Noise at 1 MHz Offset for 5G Communications
”
, in
2019 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)
, 2019.
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
2025
D. Pecile
,
Kokorovic, S.
,
Gambarucci, A.
, and
Bevilacqua, A.
,
“
A 5.1–10.5 GHz SiGe BiCMOS Power Amplifier for 6GNR with 29 dBm PSAT and 40.1% PAE
”
, in
2025 IEEE 24th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF)
, 2025.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
D. Pecile
,
Pollin, A.
,
Dal Maistro, D.
,
Gambarucci, A.
,
De Astis, G.
, and
Bevilacqua, A.
,
“
A 5-7 GHz BiCMOS Front-End Module for WiFi 6e with 2.2 dB NF and 16 dBm PAVG at −40 dB EVM
”
, in
2025 20th European Microwave Integrated Circuits Conference (EuMIC)
, 2025.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
D. Pecile
,
Gambarucci, A.
,
Kokorovic, S.
, and
Bevilacqua, A.
,
“
Analysis and Design of a SiGe BiCMOS PA for 6G FR3 Band With 29-dBm P SAT and 40.1% PAE
”
,
IEEE Transactions on Microwave Theory and Techniques
, pp. 1-12, 2025.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
Recent Publications
A Highly Integrated Dual-Path Step-Down Hybrid DC–DC Converter With Self-Balanced Flying Capacitor and Reduced Inductor Current
On the Upconversion of the Cross-Coupled Pair 1/f Noise Into Phase Noise in Current-Biased Class-B CMOS Oscillators
A Driving Methodology for Four-Quadrant Power Switches Using CMOS Transistor Stacking
A 5.75mW Fully-Integrated Galvanic Isolator for Gate Drivers with Asynchronous 66.7/66.7 Mb/s Full-Duplex Communication
A Fully-Integrated Galvanic Isolator for Gate Drivers With Asynchronous 100/167 Mb/s ASK/FSK Full-Duplex Communication
More...