You are here

A partial accumulation analog-RAM-based architecture for delay efficient realization of 2D SC FIR filters