Skip to main content
ICARUS
Integrated Circuits for Analog and RF µ-Systems
Main Menu
Home
Research
People
Publications
Resources
For Students (in Italian)
Contacts
User login
Username
*
Password
*
Request new password
You are here
Home
Biblio
Export 5 results:
BibTeX
RTF
Tagged
EndNote XML
Author
Title
Type
[
Year
]
Filters:
First Letter Of Title
is
T
[Clear All Filters]
2007
A. Bevilacqua
,
Pavan, F. P.
,
Sandner, C.
,
Gerosa, A.
, and
Neviani, A.
,
“
Transformer-Based Dual-Mode Voltage-Controlled Oscillators
”
,
IEEE Transactions on Circuits and Systems II: Express Briefs
, vol. 54, pp. 293 -297, 2007.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
2011
M. Camponeschi
,
Bevilacqua, A.
, and
Andreani, P.
,
“
Time-variant analysis and design of a power efficient ISM-band quadrature receiver
”
,
Analog Integrated Circuits and Signal Processing
, vol. 67, pp. 11-20, 2011.
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
1999
G. MENEGHESSO
,
Zanoni, E.
,
Gerosa, A.
,
PAVAN, P.
,
STADLER, W.
,
ESMARK, K.
, and
GUGGENMOS, G.
,
“
Test structures and testing methods for electrostatic discharge: results of PROPHECY project
”
,
MICROELECTRONICS RELIABILITY
, vol. 39, pp. 635–646, 1999.
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
2023
L. Tomasin
and
Bevilacqua, A.
,
“
A Time-Variant Analysis of Passive Resistive Mixers Using Thevenin Theorem
”
, in
2023 18th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)
, 2023.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
2010
S. Dal Toso
,
Bevilacqua, A.
,
Gerosa, A.
, and
Neviani, A.
,
“
A thorough analysis of the tank quality factor in LC oscillators with switched capacitor banks
”
, in
Proceedings of 2010 IEEE International Symposium on Circuits and Systems (ISCAS)
, 2010, pp. 1903 -1906.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
Recent Publications
Analysis and Design of Coupled PLL-Based CMOS Quadrature VCOs
On the Benefits of the Common-Mode Resonance On the 1/f2 Phase Noise Sideband
A Compensation and Calibration Technique for Lumped Hybrid Couplers in Integrated Image-Reject Architectures
A 72-fs-Total-Integrated-Jitter Two-Core Fractional-N Digital PLL With Digital Period Averaging Calibration on Frequency Quadrupler and True-in-Phase Combiner
On the Design Challenges of Class-C Oscillators in Ultra-Scaled CMOS Technologies
More...