@article {623, title = {A Fractional-N Bang-Bang PLL Based on Type-II Gear Shifting and Adaptive Frequency Switching Achieving 68.6 fs-rms-Total-Integrated-Jitter and 1.56 μ s-Locking-Time}, journal = {IEEE Journal of Solid-State Circuits}, year = {2022}, pages = {1-14}, doi = {10.1109/JSSC.2022.3206955}, author = {Dartizio, Simone M. and Buccoleri, Francesco and Tesolin, Francesco and Avallone, Luca and Santiccioli, Alessio and Iesurum, Agata and Steffan, Giovanni and Cherniak, Dmytro and Bertulessi, Luca and Bevilacqua, A. and Samori, Carlo and Lacaita, Andrea L. and Levantino, Salvatore} } @conference {569, title = {A Fully Integrated 28 GHz Class-J Doherty Power Amplifier in 130 nm BiCMOS}, booktitle = {SMACD / PRIME 2021; International Conference on SMACD and 16th Conference on PRIME}, year = {2021}, author = {Veni, Simone and Caruso, Michele and Seebacher, David and Neviani, Andrea and Bevilacqua, A.} } @article {542, title = {Fundamentals of Integrated Transformers: From Principles to Applications}, journal = {IEEE Solid-State Circuits Magazine}, volume = {12}, year = {2020}, pages = {86-100}, doi = {10.1109/MSSC.2020.3021844}, author = {Bevilacqua, A.} } @article {1603590, title = {A fully integrated differential CMOS LNA for 3-5-GHz ultrawideband wireless receivers}, journal = {IEEE Microwave and Wireless Components Letters}, volume = {16}, number = {3}, year = {2006}, pages = {134 -136}, keywords = {0.13 micron, 1 dB, 1.5 V, 11 mA, 3 to 5 GHz, 3.5 dB, 9.5 dB, CMOS integrated circuits, CMOS technology, differential amplifiers, differential CMOS, integrated circuit noise, integrated differential low-power amplifier, ladder input network, LNA, low noise amplifiers, low-noise amplifier, microwave receivers, minimum noise figure, MMIC amplifiers, peak power gain, radio receivers, ultra wideband communication, ultra wideband system, ultra wideband wireless receiver, UWB}, issn = {1531-1309}, doi = {10.1109/LMWC.2006.869855}, author = {Bevilacqua, A. and Sandner, C. and Gerosa, A. and Neviani, A.} } @article {gerosa2004, title = {A Fully-Integrated Dual-Channel Log-Domain Programmable Preamplifier and Filter for an Implantable Cardiac Pacemakers}, journal = {IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS. I, REGULAR PAPERS}, volume = {51}, year = {2004}, pages = {1916{\textendash}1925}, issn = {1549-8328}, author = {Gerosa, A. and Maniero, A. and Neviani, A.} } @article {gerosa2004-1, title = {A Fully-Integrated Two-Channel A/D Interface for the Acquisition of Cardiac Signals in Implantable Pacemakers}, journal = {IEEE JOURNAL OF SOLID-STATE CIRCUITS}, volume = {39}, year = {2004}, pages = {1083{\textendash}1093}, issn = {0018-9200}, doi = {http://dx.doi.org/10.1109/JSSC.2004.829921}, author = {Gerosa, A. and Neviani, A. and Maniero, A.} } @article {gerosa2003-1, title = {Frequency Offset Compensation in Fractionally Spaced Equalization}, journal = {IEE PROCEEDINGS. CIRCUITS, DEVICES AND SYSTEMS}, volume = {150}, year = {2003}, pages = {134{\textendash}140}, issn = {1350-2409}, author = {Gerosa, A. and Xotta, A. and Neviani, A. and Mian, G.A.} } @conference {gerosa2003-2, title = {A Fully-Integrated Two-Channel A/D Interface for the Acquisition of Cardiac Signals in Implantable Pacemakers}, booktitle = {ESSCIRC}, volume = {1}, year = {2003}, month = {09/2003}, pages = {157{\textendash}160}, author = {Gerosa, A. and Maniero, A. and Neviani, A.} } @article {gerosa2002, title = {A Fully Integrated Chaotic System for the Generation of Truly Random Numbers}, journal = {IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I. FUNDAMENTAL THEORY AND APPLICATIONS}, volume = {49}, year = {2002}, pages = {993{\textendash}1000}, issn = {1057-7122}, author = {Gerosa, A. and Bernardini, R. and Pietri, S.} } @conference {914944, title = {A fully integrated 8-bit, 20 MHz, truly random numbers generator, based on a chaotic system}, booktitle = {Mixed-Signal Design, 2001. SSMSD. 2001 Southwest Symposium on}, year = {2001}, pages = {87 -92}, keywords = {0.8 micron, 20 MHz, 50 mW, 8 bit, analogue-digital conversion, ASIC, chaos generators, chaotic system, circuit nonidealities, CMOS integrated circuits, CMOS process, compact architecture, fully integrated implementation, mixed analogue-digital integrated circuits, pipeline ADC, pipeline processing, post-layout simulations, random number generation, random numbers generator, statistical independence, uniform distribution}, doi = {10.1109/SSMSD.2001.914944}, author = {Gerosa, A. and Bernardini, R. and Pietri, S.} }