You are here

Biblio

Export 177 results:
Author [ Title(Desc)] Type Year
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
R
A. Celin and Gerosa, A., A reduced hardware complexity data-weighted averaging algorithm with no tonal behavior, in 2016 IEEE International Symposium on Circuits and Systems (ISCAS), 2016, pp. 702-705.
F. Pepe, Bevilacqua, A., and Andreani, P., On the Remarkable Performance of the Series-Resonance CMOS Oscillator, IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 65, pp. 531-542, 2018.
S
A. Gerosa, Neviani, A., and Zanoni, E., A SC Video Filter with Analog-RAM-based Delay Efficient Realization, in ECCTD, 1999, vol. 2, pp. 1247–1250.
C. Fantozzi, Vangelista, L., Vogrig, D., and Campana, O., SDR implementation of a DVB-T2 transmitter: The core building blocks, in 2011 IEEE International Conference on Consumer Electronics (ICCE), 2011, pp. 391 -392.
A. Mazzanti and Bevilacqua, A., Second-Order Equivalent Circuits for the Design of Doubly-Tuned Transformer Matching Networks, IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 65, no. 12, pp. 4157 - 4168, 2018.
F. Padovan, Tiebout, M., Dielacher, F., Bevilacqua, A., and Neviani, A., SiGe BiCMOS VCO with 27% tuning range for 5G communications, in 2015 Asia-Pacific Microwave Conference (APMC), 2015, vol. 1, pp. 1-3.
F. Padovan, Tiebout, M., Mertens, K., Bevilacqua, A., and Neviani, A., A SiGe bipolar VCO for backhaul E-band communication systems, in Proceedings of the 2012 ESSCIRC, 2012, pp. 402 -405.
A. Gerosa, RUBIN, R., and Neviani, A., A Simplified Analysis of Noise in Switched Capacitor Networks from a Circuit Design Perspective, in ECCTD, 2001, vol. 1, pp. 261–264.
A. Bevilacqua and Svelto, F., Statistical analysis of second-order intermodulation distortion in WCDMA direct conversion receivers, IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 52, pp. 117 - 121, 2005.
G. Spiazzi, Marconi, S., and Bevilacqua, A., Step-Up DC-DC converters combining basic topologies with charge pump, in 2016 IEEE 17th Workshop on Control and Modeling for Power Electronics (COMPEL), 2016, pp. 1-6.
A. Novo, Gerosa, A., and Neviani, A., A Sub-Micron CMOS Programmable Charge Pump for Implantable Pacemaker, ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, vol. 27, pp. 211–217, 2001.
D. Vogrig, Bevilacqua, A., Gerosa, A., and Neviani, A., A symbol-duty-cycled 440 pJ/b impulse radio receiver with 0.57 aJ sensitivity in 130 nm CMOS, in Radio Frequency Integrated Circuits Symposium (RFIC), 2015 IEEE, 2015, pp. 243-246.
D. Vogrig, Bevilacqua, A., Gerosa, A., and Neviani, A., A Symbol-Duty-Cycled 440-pJ/b Impulse Radio Receiver With 0.57-aJ Sensitivity in 130-nm CMOS, IEEE Transactions on Microwave Theory and Techniques, vol. 65, pp. 565-573, 2017.

Pages