Skip to main content
ICARUS
Integrated Circuits for Analog and RF µ-Systems
Main Menu
Home
Research
People
Publications
Resources
For Students (in Italian)
Contacts
User login
Username
*
Password
*
Request new password
You are here
Home
Biblio
Export 80 results:
BibTeX
RTF
Tagged
EndNote XML
Author
Title
Type
[
Year
]
Filters:
Author
is
Gerosa, A.
[Clear All Filters]
2015
A. Celin
and
Gerosa, A.
,
“
Optimal DWA design in scaled CMOS technologies for mismatch cancellation in multibit ΣΔ ADCs
”
, in
2015 IEEE International Symposium on Circuits and Systems (ISCAS)
, 2015, pp. 1454-1457.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
D. Vogrig
,
Bevilacqua, A.
,
Gerosa, A.
, and
Neviani, A.
,
“
A symbol-duty-cycled 440 pJ/b impulse radio receiver with 0.57 aJ sensitivity in 130 nm CMOS
”
, in
Radio Frequency Integrated Circuits Symposium (RFIC), 2015 IEEE
, 2015, pp. 243-246.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
2016
A. Celin
and
Gerosa, A.
,
“
A reduced hardware complexity data-weighted averaging algorithm with no tonal behavior
”
, in
2016 IEEE International Symposium on Circuits and Systems (ISCAS)
, 2016, pp. 702-705.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
2017
D. Vogrig
,
Bevilacqua, A.
,
Gerosa, A.
, and
Neviani, A.
,
“
A Symbol-Duty-Cycled 440-pJ/b Impulse Radio Receiver With 0.57-aJ Sensitivity in 130-nm CMOS
”
,
IEEE Transactions on Microwave Theory and Techniques
, vol. 65, pp. 565-573, 2017.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
2022
F. Chiocchetta
,
De Santi, C.
,
Rampazzo, F.
,
Mukherjee, K.
,
Grünenpütt, J.
,
Sommer, D.
,
Blanck, H.
,
Lambert, B.
,
Gerosa, A.
,
MENEGHESSO, G.
,
Zanoni, E.
, and
Meneghini, M.
,
“
GaN RF HEMT Reliability: Impact of Device Processing on I-V Curve Stability and Current Collapse
”
, in
2022 IEEE International Reliability Physics Symposium (IRPS)
, 2022.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
Pages
« first
‹ previous
1
2
3
4
Recent Publications
A Compensation and Calibration Technique for Lumped Hybrid Couplers in Integrated Image-Reject Architectures
A 72-fs-Total-Integrated-Jitter Two-Core Fractional-N Digital PLL With Digital Period Averaging Calibration on Frequency Quadrupler and True-in-Phase Combiner
Analysis and Design of Coupled PLL-Based CMOS Quadrature VCOs
On the Design Challenges of Class-C Oscillators in Ultra-Scaled CMOS Technologies
A Time-Variant Analysis of Passive Resistive Mixers Using Thevenin Theorem
More...