Skip to main content
ICARUS
Integrated Circuits for Analog and RF µ-Systems
Main Menu
Home
Research
People
Publications
Resources
For Students
Contacts
User login
Username
*
Password
*
Request new password
You are here
Home
Biblio
Export 80 results:
BibTeX
RTF
Tagged
EndNote XML
Author
Title
Type
[
Year
]
Filters:
Author
is
Gerosa, A.
[Clear All Filters]
1999
A. Novo
,
Gerosa, A.
,
Neviani, A.
,
Zanoni, E.
, and
Mozzi, A.
,
“
Programmable voltage multipliers for pacemaker output pulse generation in CMOS 0.8 um technology
”
, in
Solid-State Circuits Conference, 1999. ESSCIRC '99. Proceedings of the 25th European
, 1999, pp. 386 - 389.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
A. Gerosa
,
Neviani, A.
, and
Zanoni, E.
,
“
A SC Video Filter with Analog-RAM-based Delay Efficient Realization
”
, in
ECCTD
, 1999, vol. 2, pp. 1247–1250.
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
G. MENEGHESSO
,
Zanoni, E.
,
Gerosa, A.
,
PAVAN, P.
,
STADLER, W.
,
ESMARK, K.
, and
GUGGENMOS, G.
,
“
Test structures and testing methods for electrostatic discharge: results of PROPHECY project
”
,
MICROELECTRONICS RELIABILITY
, vol. 39, pp. 635–646, 1999.
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
1998
A. Gerosa
and
Mian, G. A.
,
“
An Equalizer for Hard Disk Drive Channels, with Low Sensitivity to Sampling Phase Variation
”
, in
EUSIPCO-98
, 1998, vol. 1, pp. 483–486.
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
1996
G. M. Cortelazzo
,
Malavasi, E.
,
Gerosa, A.
, and
Neviani, A.
,
“
A New Structure for Video-Rate 2D SC FIR Filters
”
, in
EUSIPCO-96
, 1996, vol. 2, pp. 1307–1310.
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
Pages
« first
‹ previous
1
2
3
4
Recent Publications
Analysis and Design of Coupled PLL-Based CMOS Quadrature VCOs
Analysis and Design of Reactive Passive Mixers for High-Order Modulation IoT Cartesian Transmitters
A Stacking Technique for High-Swing Low-Phase Noise Class-C Oscillators Using Core Devices in Ultrascaled CMOS Technologies
On the Efficiency of Output-Matched Radiofrequency Power Amplifiers
Analysis of a Split-Constant-Slope Digital-to-Time Converter Topology
More...