Skip to main content
ICARUS
Integrated Circuits for Analog and RF µ-Systems
Main Menu
Home
Research
People
Publications
Resources
For Students (in Italian)
Contacts
User login
Username
*
Password
*
Request new password
You are here
Home
Biblio
Export 5 results:
BibTeX
RTF
Tagged
EndNote XML
Author
Title
[
Type
]
Year
Filters:
First Letter Of Title
is
L
and
Author
is
Neviani, A.
[Clear All Filters]
Conference Paper
A. Gerosa
and
Neviani, A.
,
“
A LOW-POWER DECIMATION FILTER FOR A SIGMA-DELTA CONVERTER BASED ON A POWER-OPTMIZED SINC FILTER
”
, in
ISCAS
, 2004, vol. 2, pp. 245–248.
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
A. Gerosa
,
Novo, A.
, and
Neviani, A.
,
“
Low-power sensing and digitization of cardiac signals based on sigma-delta conversion
”
, in
Low Power Electronics and Design, 2000. ISLPED '00. Proceedings of the 2000 International Symposium on
, 2000, pp. 216 - 218.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
S. Soldà
,
Caruso, M.
,
Vogrig, D.
,
Bevilacqua, A.
,
Gerosa, A.
, and
Neviani, A.
,
“
Low-power UWB transmitter using a combined mixer and power amplifier
”
, in
Circuits and Systems (ISCAS), Proceedings of 2010 IEEE International Symposium on
, 2010, pp. 333 -336.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
A. Maniero
,
Bevilacqua, A.
,
Gerosa, A.
, and
Neviani, A.
,
“
A low-voltage III-order log-domain filter in standard CMOS technology with tunable frequency
”
, in
13th IEEE International Conference on Electronics, Circuits and Systems, 2006. ICECS '06.
, 2006, pp. 90 -93.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
Journal Article
A. Gerosa
,
Bevilacqua, A.
, and
Neviani, A.
,
“
A local oscillator for WCDMA band VII based on frequency multiplication
”
,
Analog Integrated Circuits and Signal Processing
, vol. 72, no. 1, 2012.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
Recent Publications
Analysis and Design of Coupled PLL-Based CMOS Quadrature VCOs
On the Benefits of the Common-Mode Resonance On the 1/f2 Phase Noise Sideband
A Compensation and Calibration Technique for Lumped Hybrid Couplers in Integrated Image-Reject Architectures
A 72-fs-Total-Integrated-Jitter Two-Core Fractional-N Digital PLL With Digital Period Averaging Calibration on Frequency Quadrupler and True-in-Phase Combiner
On the Design Challenges of Class-C Oscillators in Ultra-Scaled CMOS Technologies
More...