Skip to main content
ICARUS
Integrated Circuits for Analog and RF µ-Systems
Main Menu
Home
Research
People
Publications
Resources
For Students
Contacts
User login
Username
*
Password
*
Request new password
You are here
Home
Biblio
Export 6 results:
BibTeX
RTF
Tagged
EndNote XML
Author
[
Title
]
Type
Year
Filters:
Keyword
is
Ge-Si alloys
and
Author
is
Tiebout, M.
[Clear All Filters]
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
S
F. Padovan
,
Tiebout, M.
,
Mertens, K.
,
Bevilacqua, A.
, and
Neviani, A.
,
“
A SiGe bipolar VCO for backhaul E-band communication systems
”
, in
Proceedings of the 2012 ESSCIRC
, 2012, pp. 402 -405.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
F. Padovan
,
Tiebout, M.
,
Dielacher, F.
,
Bevilacqua, A.
, and
Neviani, A.
,
“
SiGe BiCMOS VCO with 27% tuning range for 5G communications
”
, in
2015 Asia-Pacific Microwave Conference (APMC)
, 2015, vol. 1, pp. 1-3.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
C
P. Scaramuzza
,
Rubino, C.
,
Tiebout, M.
,
Caruso, M.
,
Ortner, M.
,
Neviani, A.
, and
Bevilacqua, A.
,
“
Class-AB and class-J 22 dBm SiGe HBT PAs for X-band radar systems
”
, in
ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference
, 2017, pp. 187-190.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
2
F. Boscolo
,
Padovan, F.
,
Quadrelli, F.
,
Tiebout, M.
,
Neviani, A.
, and
Bevilacqua, A.
,
“
A 21GHz 20.5%-tuning range Colpitts VCO with -119 dBc/Hz phase noise at 1MHz offset
”
, in
ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference
, 2017, pp. 91-94.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
1
F. Padovan
,
Tiebout, M.
,
Neviani, A.
, and
Bevilacqua, A.
,
“
A 12GHz 22dB-gain-control SiGe bipolar VGA with 2° phase shift variation
”
, in
European Solid-State Circuits Conference (ESSCIRC), ESSCIRC 2015 - 41st
, 2015, pp. 56-59.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
F. Padovan
,
Tiebout, M.
,
Neviani, A.
, and
Bevilacqua, A.
,
“
A 12 GHz 22 dB-Gain-Control SiGe Bipolar VGA With 2° Phase-Shift Variation
”
,
IEEE Journal of Solid-State Circuits
, vol. 51, pp. 1525-1536, 2016.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
Recent Publications
Analysis of a Split-Constant-Slope Digital-to-Time Converter Topology
On the Benefits of the Common-Mode Resonance on the 1/f ² Phase Noise Sideband
A 48-58GHz Frac-N DPLL achieving 137fs integrated jitter and fast locking time below 1μs
A Stacking Technique for High-Swing Low-Phase Noise Class-C Oscillators Using Core Devices in Ultrascaled CMOS Technologies
On the Optimal Design of Integrated AC-DC Converters for Energy Harvesting
More...