Skip to main content
ICARUS
Integrated Circuits for Analog and RF µ-Systems
Main Menu
Home
Research
People
Publications
Resources
For Students (in Italian)
Contacts
User login
Username
*
Password
*
Request new password
You are here
Home
Biblio
Export 12 results:
BibTeX
RTF
Tagged
EndNote XML
Author
Title
Type
[
Year
]
Filters:
Keyword
is
radio receivers
[Clear All Filters]
2015
D. Vogrig
,
Bevilacqua, A.
,
Gerosa, A.
, and
Neviani, A.
,
“
A symbol-duty-cycled 440 pJ/b impulse radio receiver with 0.57 aJ sensitivity in 130 nm CMOS
”
, in
Radio Frequency Integrated Circuits Symposium (RFIC), 2015 IEEE
, 2015, pp. 243-246.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
2009
M. Camponeschi
,
Bevilacqua, A.
, and
Andreani, P.
,
“
Analysis and design of a low-power single-stage CMOS wireless receiver
”
, in
Proc. of 2009 NORCHIP
, 2009, pp. 1 -4.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
A. Gerosa
,
Soldà, S.
,
Bevilacqua, A.
,
Vogrig, D.
, and
Neviani, A.
,
“
An Energy-Detector for Noncoherent Impulse-Radio UWB Receivers
”
,
IEEE Transactions on Circuits and Systems I: Regular Papers
, vol. 56, pp. 1030 -1040, 2009.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
2007
A. Bevilacqua
,
Vallese, A.
,
Sandner, C.
,
Tiebout, M.
,
Gerosa, A.
, and
Neviani, A.
,
“
A 0.13 um CMOS LNA with Integrated Balun and Notch Filter for 3-to-5GHz UWB Receivers
”
, in
Digest of Technical Papers of 2007 IEEE International Solid-State Circuits Conference
, 2007, pp. 420 -612.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
A. Gerosa
,
Soldan, M.
,
Bevilacqua, A.
, and
Neviani, A.
,
“
A 0.18-um CMOS Squarer Circuit for a Non-Coherent UWB Receiver
”
, in
IEEE International Symposium on Circuits and Systems, 2007. ISCAS 2007
, 2007, pp. 421 -424.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
A. Vallese
,
Bevilacqua, A.
,
Sandner, C.
,
Tiebout, M.
,
Gerosa, A.
, and
Neviani, A.
,
“
An analog front-end with integrated notch filter for 3-5 GHz UWB receivers in 0.13 um CMOS
”
, in
Proc. of IEEE 2007 European Solid State Circuits Conference
, 2007, pp. 139 -142.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
A. Bevilacqua
,
Maniero, A.
,
Gerosa, A.
, and
Neviani, A.
,
“
An Integrated Solution for Suppressing WLAN Signals in UWB Receivers
”
,
IEEE Transactions on Circuits and Systems I: Regular Papers
, vol. 54, pp. 1617 -1625, 2007.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
2006
A. Bevilacqua
,
Maniero, A.
,
Gerosa, A.
, and
Neviani, A.
,
“
A 0.35 um SiGe Low-Noise Amplifier for UWB, Receivers with Integrated Interferer Rejection
”
, in
13th IEEE International Conference on Electronics, Circuits and Systems, 2006. ICECS '06.
, 2006, pp. 1015 -1018.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
A. Gerosa
,
Xotta, A.
,
Bevilacqua, A.
, and
Neviani, A.
,
“
An A/D Converter for Multimode Wireless Receivers, Based on the Cascade of a Double-Sampling Σ Δ Modulator and a Flash Converter
”
,
IEEE Transactions on Circuits and Systems I: Regular Papers
, vol. 53, pp. 2109 -2124, 2006.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
A. Bevilacqua
,
Sandner, C.
,
Gerosa, A.
, and
Neviani, A.
,
“
A fully integrated differential CMOS LNA for 3-5-GHz ultrawideband wireless receivers
”
,
IEEE Microwave and Wireless Components Letters
, vol. 16, pp. 134 -136, 2006.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
2004
A. Bevilacqua
and
Niknejad, A. M.
,
“
An ultra-wideband CMOS LNA for 3.1 to 10.6 GHz wireless receivers
”
, in
Digest of Technical Papers of 2004 IEEE International Solid-State Circuits Conference
, 2004, pp. 382 - 533 Vol.1.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
2002
A. Bevilacqua
and
Svelto, F.
,
“
Non-linear spectral analysis of direct conversion wireless receivers
”
, in
IEEE 2002 Radio and Wireless Conference
, 2002, pp. 39 - 42.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
Recent Publications
Analysis and Design of Coupled PLL-Based CMOS Quadrature VCOs
On the Benefits of the Common-Mode Resonance On the 1/f2 Phase Noise Sideband
A Compensation and Calibration Technique for Lumped Hybrid Couplers in Integrated Image-Reject Architectures
A 72-fs-Total-Integrated-Jitter Two-Core Fractional-N Digital PLL With Digital Period Averaging Calibration on Frequency Quadrupler and True-in-Phase Combiner
On the Design Challenges of Class-C Oscillators in Ultra-Scaled CMOS Technologies
More...