You are here

Biblio

Export 126 results:
Author Title Type [ Year(Asc)]
Filters: Author is Bevilacqua, A.  [Clear All Filters]
2023
F. Buccoleri, Dartizio, S. M., Tesolin, F., Avallone, L., Santiccioli, A., Iesurum, A., Steffan, G., Cherniak, D., Bertulessi, L., Bevilacqua, A., Samori, C., Lacaita, A. L., and Levantino, S., A 72-fs-Total-Integrated-Jitter Two-Core Fractional-N Digital PLL With Digital Period Averaging Calibration on Frequency Quadrupler and True-in-Phase Combiner, IEEE Journal of Solid-State Circuits, vol. 58, pp. 634-646, 2023.
L. Tomasin, Vogrig, D., Neviani, A., and Bevilacqua, A., Analysis and Design of Reactive Passive Mixers for High-Order Modulation IoT Cartesian Transmitters, IEEE Transactions on Microwave Theory and Techniques, pp. 1-12, 2023.
D. Manente, Quadrelli, F., Padovan, F., Bassi, M., Mazzanti, A., and Bevilacqua, A., A Compensation and Calibration Technique for Lumped Hybrid Couplers in Integrated Image-Reject Architectures, IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 70, pp. 607-617, 2023.
N. Zugno, Brandonisio, F., Niederfriniger, T., and Bevilacqua, A., On the Design Challenges of Class-C Oscillators in Ultra-Scaled CMOS Technologies, in 2023 18th Conference on Ph.D Research in Microelectronics and Electronics (PRIME), 2023.
L. Tomasin, Vogrig, D., Neviani, A., and Bevilacqua, A., A Reactive Passive Mixer for 16-QAM Cartesian IoT Transmitters in 22 nm FD-SOI CMOS, in 2023 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), 2023.
L. Tomasin and Bevilacqua, A., A Time-Variant Analysis of Passive Resistive Mixers Using Thevenin Theorem, in 2023 18th Conference on Ph.D Research in Microelectronics and Electronics (PRIME), 2023.
2022
L. Tomasin, Andreani, P., Boi, G., Padovan, F., and Bevilacqua, A., A 12-GHz Reconfigurable Multicore CMOS DCO, With a Time-Variant Analysis of the Impact of Reconfiguration Switches on Phase Noise, IEEE Journal of Solid-State Circuits, vol. 57, pp. 2802-2811, 2022.
A. Iesurum, Manente, D., Padovan, F., Bassi, M., and Bevilacqua, A., A 24 GHz Quadrature VCO Based on Coupled PLL with -134 dBc/Hz Phase Noise at 10 MHz Offset in 28 nm CMOS, in ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC), 2022.
S. Mattia Dartizio, Buccoleri, F., Tesolin, F., Avallone, L., Santiccioli, A., Iesurum, A., Steffan, G., Cherniak, D., Bertulessi, L., Bevilacqua, A., Samori, C., Lacaita, A. Leonardo, and Levantino, S., A 68.6fs_rms-Total-integrated-Jitter and 1.5μs-LocKing-Time Fractional-N Bang-Bang PLL Based on Type-II Gear Shifting and Adaptive Frequency Switching, in 2022 IEEE International Solid- State Circuits Conference (ISSCC), 2022.
F. Buccoleri, Dartizio, S. M., Tesolin, F., Avallone, L., Santiccioli, A., Lesurum, A., Steffan, G., Bevilacqua, A., Bertulessi, L., Cherniak, D., Samori, C., Lacaita, A. L., and Levantino, S., A 9GHz 72fs-Total-lntegrated-Jitter Fractional-N Digital PLL with Calibrated Frequency Quadrupler, in 2022 IEEE Custom Integrated Circuits Conference (CICC), 2022.
F. Quadrelli, Manente, D., Seebacher, D., Padovan, F., Bassi, M., Mazzanti, A., and Bevilacqua, A., A Broadband 22-31-GHz Bidirectional Image-Reject Up/Down Converter Module in 28-nm CMOS for 5G Communications, IEEE Journal of Solid-State Circuits, vol. 57, pp. 1968-1981, 2022.
N. Modolo, De Santi, C., Baratella, G., Bettini, A., Borga, M., Posthuma, N., Bakeroot, B., You, S., Decoutere, S., Bevilacqua, A., Neviani, A., MENEGHESSO, G., Zanoni, E., and Meneghini, M., Compact Modeling of Nonideal Trapping/Detrapping Processes in GaN Power Devices, IEEE Transactions on Electron Devices, pp. 1-6, 2022.
S. M. Dartizio, Buccoleri, F., Tesolin, F., Avallone, L., Santiccioli, A., Iesurum, A., Steffan, G., Cherniak, D., Bertulessi, L., Bevilacqua, A., Samori, C., Lacaita, A. L., and Levantino, S., A Fractional-N Bang-Bang PLL Based on Type-II Gear Shifting and Adaptive Frequency Switching Achieving 68.6 fs-rms-Total-Integrated-Jitter and 1.56 μ s-Locking-Time, IEEE Journal of Solid-State Circuits, pp. 1-14, 2022.
C. Shi, Song, M., Gao, Z., Bevilacqua, A., Dolmans, G., and Liu, Y. - H., Galvanic-Coupled Trans-Dural Data Transfer for High-Bandwidth Intracortical Neural Sensing, IEEE Transactions on Microwave Theory and Techniques, vol. 70, pp. 4579-4589, 2022.
2021
L. Tomasin, Boi, G., Padovan, F., and Bevilacqua, A., A 10.7–14.1 GHz Reconfigurable Octacore DCO with −126 dBc/Hz Phase Noise at 1 MHz offset in 28 nm CMOS, in 2021 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), 2021.
A. Franceschin, Quadrelli, F., Padovan, F., Bassi, M., Mazzanti, A., and Bevilacqua, A., A 20-GHz Class-C VCO With 80-GHz Fourth-Harmonic Output in 28-nm CMOS, IEEE Microwave and Wireless Components Letters, vol. 31, pp. 1154-1157, 2021.
D. Manente, Quadrelli, F., Padovan, F., Bassi, M., Mazzanti, A., and Bevilacqua, A., A 22–31 GHz Bidirectional 5G Transceiver Front-End in 28 nm CMOS, in ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC), 2021.
A. Bevilacqua and Mazzanti, A., Doubly-Tuned Transformer Networks: A Tutorial, IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 68, pp. 550-555, 2021.
S. Veni, Caruso, M., Seebacher, D., Neviani, A., and Bevilacqua, A., A Fully Integrated 28 GHz Class-J Doherty Power Amplifier in 130 nm BiCMOS, in SMACD / PRIME 2021; International Conference on SMACD and 16th Conference on PRIME, 2021.
P. Andreani and Bevilacqua, A., Harmonic Oscillators in CMOS—A Tutorial Overview, IEEE Open Journal of the Solid-State Circuits Society, vol. 1, pp. 2-17, 2021.
A. Bilato, Issakov, V., Mazzanti, A., and Bevilacqua, A., A Multichannel D-Band Radar Receiver With Optimized LO Distribution, IEEE Solid-State Circuits Letters, vol. 4, pp. 141-144, 2021.

Pages