Skip to main content
ICARUS
Integrated Circuits for Analog and RF µ-Systems
Main Menu
Home
Research
People
Publications
Resources
For Students (in Italian)
Contacts
User login
Username
*
Password
*
Request new password
You are here
Home
Biblio
Export 6 results:
BibTeX
RTF
Tagged
EndNote XML
Author
Title
Type
[
Year
]
Filters:
Author
is
Andreani, P.
[Clear All Filters]
2018
F. Pepe
,
Bevilacqua, A.
, and
Andreani, P.
,
“
On the Remarkable Performance of the Series-Resonance CMOS Oscillator
”
,
IEEE Transactions on Circuits and Systems I: Regular Papers
, vol. 65, pp. 531-542, 2018.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
2012
A. Bevilacqua
and
Andreani, P.
,
“
An Analysis of 1/f Noise to Phase Noise Conversion in CMOS Harmonic Oscillators
”
,
Circuits and Systems I: Regular Papers, IEEE Transactions on
, vol. 59, pp. 938 -945, 2012.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
A. Bevilacqua
and
Andreani, P.
,
“
Phase Noise Analysis of the Tuned-Input-Tuned-Output (TITO) Oscillator
”
,
IEEE Transactions on Circuits and Systems II: Express Briefs
, vol. 59, pp. 20 -24, 2012.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
2011
A. Bevilacqua
and
Andreani, P.
,
“
A 2.7-6.1GHz CMOS local oscillator based on frequency multiplication by 3/2
”
, in
NORCHIP, 2011
, 2011, pp. 1 -4.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
2010
M. Camponeschi
,
Bevilacqua, A.
,
Neviani, A.
, and
Andreani, P.
,
“
Accurate time-variant analysis of a current-reuse 2.2 GHz 1.3 mW CMOS front-end
”
, in
Proceedings of 2010 IEEE International Symposium on Circuits and Systems (ISCAS)
, 2010, pp. 2063 -2066.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
2009
M. Camponeschi
,
Bevilacqua, A.
, and
Andreani, P.
,
“
Analysis and design of a low-power single-stage CMOS wireless receiver
”
, in
Proc. of 2009 NORCHIP
, 2009, pp. 1 -4.
DOI
Google Scholar
BibTeX
RTF
Tagged
EndNote XML
Recent Publications
Compact Modeling of Nonideal Trapping/Detrapping Processes in GaN Power Devices
A 68.6fs_rms-Total-integrated-Jitter and 1.5μs-LocKing-Time Fractional-N Bang-Bang PLL Based on Type-II Gear Shifting and Adaptive Frequency Switching
A 9GHz 72fs-Total-lntegrated-Jitter Fractional-N Digital PLL with Calibrated Frequency Quadrupler
A 12-GHz Reconfigurable Multicore CMOS DCO, With a Time-Variant Analysis of the Impact of Reconfiguration Switches on Phase Noise
A Broadband 22-31-GHz Bidirectional Image-Reject Up/Down Converter Module in 28-nm CMOS for 5G Communications
More...